Call for Papers:

PACT 2017

Final Submission Deadline
March 14, 2017

26th International Conference on Parallel Architectures & Compilation Techniques
http://pactconf.org
Portland, Oregon, USA
September 9-13, 2017

IMPORTANT DATES:
Paper Deadline: March 14, 2017
Author Response Period: May 3-6, 2017
Author Notification: May 24, 2017
Camera Ready Final Papers: July 19, 2017

The purpose of PACT 2017 is to bring together researchers from architecture, compilers, applications and languages to present and discuss innovative research of common interest.

PACT started as a Data Flow Workshop in conjunction with ISCA 1989 but quickly evolved into a unique venue at the intersection of classical parallel architecture and compilers.

Recently, PACT widened its scope to include insights useful for the design of machines and compilers from applications such as, but not limited to, machine learning, data analytics and computational biology.

PACT solicits novel papers, workshops, tutorials, and entries to an ACM student research competition on a broad range of topics that include, but are not limited to:
– Parallel architectures and computational models
– Compilers and tools for parallel computer systems
– Multicore, multithreaded, superscalar, and VLIW architectures
– Compiler/hardware support for hiding memory latencies
– Support for correctness in hardware and software
– Reconfigurable parallel computing
– Dynamic translation and optimization
– I/O issues in parallel computing and their relation to applications
– Parallel programming languages, algorithms and applications
– Middleware and run time system support for parallel computing
– Application-specific parallel systems
– Applications and experimental systems studies of parallel processing
– Relevant aspects of distributed computing and mobile computing
– Heterogeneous systems using various types of accelerators
– Insights from modern parallel applications such as, but not limited to, machine learning, data analytics, and computational biology for the design of parallel architectures and compilers

SUBMISSION GUIDELINES:
Submitted papers will be evaluated on technical merits and clarity of presentation. Papers must contain sufficient information and be organized in such a way that their technical contribution and significance can be understood by a wide audience of computer scientists.

Submitted papers must be original material that has not been previously published in another conference or journal, nor is currently under review by another conference or journal. Papers are to be submitted for double-blind review. This means that author names as well as hints of identity are to be removed from the submitted paper.

Authors of accepted papers will be invited to formally submit their supporting materials to the Artifact Evaluation Committee. The task of this committee is to assess how the artifacts support the work described in the papers. Submission is voluntary. Papers that go through the artifact evaluation process successfully will receive a seal of approval which will be printed on the first page of the papers in the proceedings.

ORGANIZERS:
General Chair:
Ravi Iyer, Intel

Program Chair:
David Padua, University of Illinois

Program Committee:
Gagan Agrawal Ohio State University
Srinivas Aluru Georgia Tech
Rafael Asenjo Universidad de Malaga
Michael Burke Rice University
Albert Cohen INRIA
Ron Cytron Washington University
Michel Dubois University of Southern California
Babak Falsafi EPFL
Franz Franchetti Carnegie Mellon University
David Gregg Trinity College Dublin
Todd Gamblin Lawrence Livermore National Laboratory
Angeles Navarro Universidad de Malaga
R. Govindarajan Indian Institute of Science, Bangalore
Ananth Grama Purdue University
Rajiv Gupta University of California, Riverside
Kei Hiraki The University of Tokyo
Antony Hosking The Australian National University / Data61
Francois Irigoin MINES Paris Tech
George Karypis University of Minnesota
Andreas Kloeckner University of Illinois at Urbana-Champaign
Jaejin Lee Seoul National University
Andrew Lumsdaine Pacific Northwest National Lab and Univ of Washington
Saeed Maleki Microsoft Research
Allen Malony University of Oregon
Yunheung Paek Seoul National University
Keshav Pingali The University of Texas at Austin
Sanjay Rajopadhye Colorado State University
Lawrence Rauchwerger Texas A&M University
P. (Saday) Sadayappan Ohio State University
Xipeng Shen North Carolina State University
Cristina Silvano Politecnico di Milano
Edgar Solomonik University of Illinois at Urbana-Champaign
Per Stenstrom Chalmers University of Technology

SPONSORS:
ACM, IEEE Computer Society, IFIP