Our
Mission
Women in Computer Architecture (WICARCH) is designed to create a community for women studying and working in the field of computer architecture. Our goal is to promote women in computer architecture and increase visibility for their research and development contributions. We welcome participation from all women including students, post docs, industry researchers and developers and faculty members. To be listed in our directory, please click here.
Profiles of WICArch
The mission of this section is to profile women in computer architecture across many walks of our field, from [junior, senior] x [industry, academia].
If you would like to be profiled, would like to nominate someone to be profiled, or would like to write a profile, please let us know by wicarch-chair@acm.org
Mengjia Yan
Dr. Mengjia Yan is undoubtedly one of the most delightful people you will ever meet – smart, positive, exceedingly wise beyond her years, and the kind of person who can turn a frown upside down. She was paired with me as a mentee at ISCA 2018, but I genuinely think that it is I who have benefited from the relationship. These days, she is a new assistant professor at MIT, having recently completed her PhD at the University of Illinois at Urbana-Champaign in 2019.
WICArch Directory
We actively maintain a list of women working in the field of computer architecture. The goal of this list is many-fold. First, the list services as a resource for program chairs and conference organizers to identify women to serve in key technical roles such as keynote, panels and program committees. Second, the list is designed to foster community and help women connect with other women in computer architecture. This list can be used by current and potential graduate students to find advisors and mentors. Four profiles, selected randomly, are shown below. We encourage you to browse the full directory.
Janie Irwin
Emerita Evan Pugh University Professor
Penn State University
Personal URL
Mary Jane (Janie) Irwin is an Emerita Evan Pugh University Professor in the Department of Computer Science and Engineering at The Pennsylvania State University. She retired in July 2017. Her research and teaching interests include computer architecture, energy-aware and reliability-aware design, emerging technologies, and VLSI systems design and design automation. She is a Fellow of IEEE and ACM and a member of NAE and AAAS. Awards she has received include the 2003 IEEE/CAS VLSI Transactions Best Paper of the Year Award, the 2010 ACM Athena Lecturer Award, the 2012 Ten-Year Retrospective Most Influential ASP-DAC Paper Award, the 2015 FLP Conference 25 Year Paper Recognition, the 2017 ACM/SIGDA Pioneering Achievement Award, and the 2018 EDAA Lifetime Achievement Award. Irwin received her M.S. and Ph.D. degrees from the University of Illinois, Urbana-Champaign and an Honorary Doctorate from Chalmers University, Sweden.htt
Accelerator-Based, Application-Specific and Reconfigurable Architecture, Effects Of Circuits Or Technology On Architecture, Processor, Memory, and Storage Systems Architecture
Kavya Sreedhar
Graduate Student
Stanford University
Personal URL
I am a fifth-year PhD student in electrical engineering at Stanford advised by Mark Horowitz. I received my B.S. in Electrical Engineering and Business, Economics, and Management from Caltech in 2019 and my M.S. in Electrical Engineering from Stanford in 2021. My research is supported by the Quad Fellowship (2023 to 2024) and Stanford's Knight-Hennessy Graduate Fellowship (2019 to 2022).
I am broadly interested in hardware design for cryptography and machine learning applications. I am curious about the security implications of enabling faster execution of cryptographic protocols and worked on designing a fast extended GCD algorithm and accelerator for constant-time modular inversion and verifiable delay functions. On the machine learning side, I am working on dynamically adapting the execution of state-of-the-art models for use in real-time systems and am working on accelerating dynamic transformer models for computer vision in an ongoing collaboration with NVIDIA. I previously worked on building a flexible memory generator as part of an agile software-hardware co-design flow with Stanford's Agile Hardware (AHA) Project. As part of my research, I have worked on taping out chips in SKY130nm, TSMC16nm, and GF12nm. During the summer, I have interned with Meta Reality Labs, NVIDIA's Architecture Research Group, Apple, Microsoft, and Intel.
Accelerator-Based, Application-Specific and Reconfigurable Architecture, Architectural Support For Security Or Virtualization, Iot, Mobile and Embedded Architecture
Sarita Adve
Professor
University of Illinois at Urbana-Champaign
Personal URL
Sarita V. Adve is the Richard T. Cheng Professor of Computer Science at the University of Illinois at Urbana-Champaign. Her primary research interest is at the hardware-software interface with work spanning computer architecture, programming languages, operating systems, and applications. Her current research is on scalable system specialization and approximate computing.
She co-developed the memory consistency models for the C++ and Java programming languages, which are based on her early work on data-race-free (DRF) models. More recently, her work questioned the conventional wisdom for memory models for heterogeneous systems and showed that DRF is a superior model even for such systems. She is also known for her contributions to cache coherence (she co-developed the simple and efficient DeNovo coherence protocol); hardware reliability (she co-developed software-driven approaches for hardware reliability in the SWAT project and the concept of lifetime reliability aware architectures and dynamic reliability management in the RAMP project); power management (she led the design of GRACE, one of the first systems to implement cross-layer energy management); exploiting instruction-level parallelism (ILP) for memory system performance (she co-authored some of the first papers on exploiting ILP for memory level parallelism); and evaluation techniques for shared-memory multiprocessors with ILP processors (she led the development of the RSIM architecture simulator).
Professor Adve was named a Woman of Vision in innovation by the Anita Borg Institute for Women in Technology in 2012, an IEEE fellow in 2012, an ACM fellow in 2010, and received the ACM SIGARCH Maurice Wilkes award in 2008. For three of the last five years (2014-18), Illinois CS has selected her students' PhD theses as one of the department's two nominations for the ACM doctoral dissertation award. She currently serves as the chair of ACM SIGARCH, on the DARPA/ISAT study group, and on the board of directors of the Computing Research Association (CRA).
She received the Ph.D. and M.S. degrees in Computer Science from the University of Wisconsin - Madison in 1993 and 1989 respectively, and the B.Tech. degree in Electrical Engineering from the Indian Institute of Technology - Bombay in 1987.
Accelerator-Based, Application-Specific and Reconfigurable Architecture, Architectural Support For Programming Languages Or Software Development, Architectural Support For Security Or Virtualization, Architecture For Emerging Technologies and Applications, Architecture Modeling and Simulation Methodologies, Datacenter-Scale Computing, Dependable Architecture, Instruction, Thread and Data-Level Parallelism, Iot, Mobile and Embedded Architecture, Multiprocessor Systems, Processor, Memory, and Storage Systems Architecture
Hyeran Jeon
Assistant Professor
University of California, Merced
Personal URL
Hyeran Jeon is an Assistant Professor at the University of California Merced. Her research interests lie in energy-efficient high-throughput processor and systems design. She earned her Ph.D. at the University of Southern California in 2015. She spent her summer at IBM T.J. Watson Research Center and the fall at AMD Research as a research intern in 2012. Before pursuing her Ph.D., she worked as a systems software engineer at Samsung Electronics, Korea from 2002 to 2009. Hyeran obtained her M.S. from Georgia Institute of Technology and Korea University in 2008, and B.S. from Pusan National University, Korea in 2002.
Architecture For Emerging Technologies and Applications, Instruction, Thread and Data-Level Parallelism, Processor, Memory, and Storage Systems ArchitectureInitiatives
We organize various initiatives to better connect women in computer architecture.
Join Our Mailing List
2. Update your gender in your myACM account (create/activate account as needed)
Join Our Slack Channel
We offer an informal mentoring program through our slack channel (wicarch.slack.com). Women at all career stages are encouraged to join. The mentoring program provides an easy way to connect with other women and receive advice on a wide range of career and personal issues.
If you need assistance in joining our mailing list or slack channel, please send email to wicarch-chair@acm.org.
This website serves women in the field of computer architecture.
© 2021 SIGARCH.
