by Hung-Wei Tseng on Mar 9, 2022 | Tags: Accelerators, Machine Learning, ray tracing, Specialization, Tensor Processing
With Dennard scaling discontinued, application-specific hardware accelerators are ubiquitous in modern computers to offer more efficient task processing. Famous examples include Google’s Tensor Processing Units (TPUs) and Apple’s Neural Engines for...
Read more...
by Dmitry Ponomarev on Feb 17, 2022 | Tags: Conferences, fhe, hardware accelerator, Security
In an earlier blog post, we summarized advances in hardware and architecture security research in the early part of 2021; this post highlights contributions that appeared in the later part of 2021 that are of interest to our community. In this post, we focus on papers...
Read more...
by Rajeev Balasubramonian and Christina Delimitrou on Feb 3, 2022 | Tags: ACM SIGARCH, Blog
Another year in the books. Another year of dealing with the impact of Covid. Nearly everyone has been touched by the pandemic, and it’s worthwhile to remember this impact and be extra kind and understanding with our colleagues. While university campus life has...
Read more...
by Yuhao Zhu on Jan 27, 2022 | Tags: 3D Stacking, Computer Vision, Image Sensors
Some of the most exciting applications on the horizon such as autonomous machines, Augmented/Virtual Reality, space exploration, and precision medicine rely on image sensing — at different scales. While conventional CMOS image sensors are responsible for only...
Read more...
by Richard L. Sites on Jan 25, 2022 | Tags: Measurements, Performance, Performance Counters, Processors, System Analysis
Part 1 of this article discussed a reliable elapsed-time counter design. This Part 2 discusses the four counters needed to make sense of unexpectedly slow execution: total issue slots, issue slots filled with instructions, filled issue slots that actually issue, and...
Read more...
by Richard L. Sites on Jan 24, 2022 | Tags: Measurements, Performance, Performance Counters, Processors, System Analysis
Introduction I created the performance counters found in almost all CPU chips today, initially in the DEC Alpha 20164 and DEC NVAX chips, announced in early 1992 and late 1991 respectively, but running internally earlier. I made some mistakes, focusing on what events...
Read more...
by James Larus on Jan 18, 2022 | Tags: ASPLOS, Conferences, multiple deadlines, Review, Reviewing
In late November, the ASPLOS Steering Committee published a proposal to change the paper submission process for ASPLOS by introducing three deadlines per year and the possibility of resubmitting a paper. The Steering Committee asked the ASPLOS community for its...
Read more...
by Mingyu Gao on Dec 21, 2021 | Tags: Accelerators, Graph Mining
Graphs have long been treated as a challenging data type in the system and architecture community, due to excessive random accesses from the irregular graph structures and significant load imbalance from the power-law degree distribution. Beyond traditional graph...
Read more...
by ASPLOS Steering Committee on Nov 30, 2021 | Tags: Conference, Policy, Reviewing
TL;DR The ASPLOS Steering Committee is considering two changes to the ASPLOS submission process: 1) three submission deadlines spread over the year, and 2) the possibility for papers near acceptance to be revised and resubmitted. This proposal outlines these changes....
Read more...
by Tamara Lehman on Nov 3, 2021 | Tags: Conference, Virtual Meetings
Like every other conference in the year 2021, thanks to the COVID-19 pandemic, MICRO-54 is once again being held in a virtual format over the Whova platform. While I miss the personal interactions you get with an in-person conference, I do appreciate the benefits of...
Read more...
